is derived and applied to electronic dispersion compensation of a 40 Gbit/s intensity modulated optical transmission system with direct detection (IM/DD).
Introduction
Electronic dispersion compensation of chromatic (CD) and polarization mode dispersion (PMD) by means of linear transversal FFEs and DFEs has intensively been studied during recent years. Its advantage compared to the more powerful optical compensation techniques or maximum-likelihood sequence estimation (MLSE) in the electrical domain arises from its simple and low cost implementation. Therefore, it can be considered as a favourite candidate for cheap plug and play receivers in future high-speed optical local or metropolitan area networks. Several research groups and equipment manufacturers have already demonstrated FFE prototypes for 10 and 40 Gbit/s systems which consist of analogue tapped delay lines and which have been fabricated in dedicated SiGe semi-conductor technology [1, 2] . So far, no realization of a digital FFE for 10 or 40 Gbit/s systems has been published. One of the reasons is that it is very difficult and expensive to realize a digital chip which is clocked at such high rates. Our idea of a parallel architecture, which allows a trade-off between clock speed and hardware complexity, will mitigate the problem. This approach can be applied to implement plain digital dispersion compensation using FFE and DFE techniques. Fig. 1 . The coefficients of the FFE and DFE are adjusted according to the well-known Least-MeanSquare (LMS) algorithm.
Conventional Serial Equalizer Architecture

Parallel Equalizer Architecture
For the derivation of the parallel architecture, let us consider the output k z of the FFE part in Fig. 1
The first step to decrease the hardware clock speed by a factor of M is to split up the output k z into M different output streams In the same way, we can rearrange the right-hand side of equation (3) , which is also the degree of parallelism, and using the serial FFE of Fig. 1 as reference, equation (5) Equation (6) can be transferred directly into the example block diagram of the parallel equalizer architecture depicted in Fig. 2 . The input signal ) (t y is available at both input branches by means of an analogue demultipexer structure. Additionally, the conventional DFE part of Fig. 1 is replaced by a so called look-ahead structure with mulitplexer selection, which has already been demonstrated in [3] . In Fig. 3 , the required optical signal-to-noise ratio (OSNR) for a bit error rate (BER) of 1. [4] including a standard single mode fibre affected by chromatic dispersion.
Fig. 2: Parallel equalizer with parallelism of M=2
Verification of the Parallel Equalizer Architecture
Fig. 3: Simulation results for the parallel equalizer
The simulation results in Fig. 3 prove the concept of the parallel architecture and it can be stated that it performs as well as its serial counterpart. The minor differences between both approaches result from the M -times slower adaptation of the coefficients in the parallel architecture, which might be a drawback.
Conclusion
A parallel architecture which in principle allows digital electronic dispersion compensation has been introduced. By choosing the degree of parallelism appropriately, any trade-off between hardware clock and hardware complexity can be met. As an advantage, smart placing and routing of simple equalizer design macros can be used to build up the parallel architecture. Further research has been started towards a complete digital design using fixed-point arithmetic and a simplified adaptation algorithm. 
